

8-CHANNEL ADPCM VOICE SYNTEHSIS LSI

GENERAL DESCRIPTION


The TT5665 is a 8-channel mixing ADPCM voice synthesis LSI which offers R & L sound outputs with 4 channels for each. The TT5665 can access an external voice data ROM for sound effects or speech voice. The maximum external ROM size is 16M*8 bit and can direct access. The TT5665 has an 8-channel synthesis stage which allows the simultaneous playback of eight different channels. It is used to have a voice with BGM (Back Ground Music) effect, instrumental sound, echo effect etc.

FEATURES

- Advance ADPCM algorithm
- Number of bits/sample: 4
- 24 address lines for external ROM
- 8-bit control bus for mode setting
- External memory capacity 128Mbit
- Interface with common CPU and MPU
- Clock frequency with Sampling frequency: (clock 1 MHz to 4 MHz)
 - At 1.088 MHz clock
 - DAOR : 8 kHz and 6.4 kHz
 - $DAOL:8\ kHz$, $4\ kHz$, and $6.4\ kHz$, $3.2\ kHz$
 - At 2.176 MHz clock DAOR : 16 kHz and 12.8 kHz DAOL : 16 kHz , 8 kHz , 4 kHz and 12.8 kHz , 6.4 kHz 3.2 kHz
 - At 4.352 MHz clock
 - DAOR : 32 kHz and 25.6 kHz
 - DAOL : 32 kHz , 16 kHz , 8 kHz , 4 kHz and 25.6 kHz , 12.8 kHz $_{\rm 6.4~kHz}$, 3.2 kHz
- Number of words: 511 maximum
- Vocalization time: 64 minutes maximum (at 8 kHz, sample rate)
- Sound output channel (DAOR/L with 4 channels for each)
- Built-in DA converter: 12-bit
- DAO output format: A-class
- Voice level attenuation: OdB~-24dB on each channel (9steps) with -3dB/step
- Advance low power CMOS process
- 5 V or 3.3 V single power supply
- 64-pin plastic QFP




BLOCK DIAGRAM





PIN CONFIGURATION







PIN DESCRIPTION

Pin Name	Pin No(64)	I/O					Fun	ction					
$I_0 \sim I_3$	11~14	I/O	Instruction				-						
			These pins	1		-	-						
				hrases is 511, $l_0 \sim l_3$ pins are also outputs of the operating state, busy state, or channels 1~4 and are further used to select the channel attenuation rate.									
$I_4 \sim I_7$	15~18	Ι	for channe	IS 1~4 a	ind are	Turthe	er used	to sel	ect the	channel	attenu	ation ra	ate.
WRB	19	Ι		Write enable input. Data is written on the data bus of $l_0 \sim l_7$ The data is									
DDD	20	т		vritten when WR goes low									
RDB	20	Ι	Read enab			ahann	ala 1	1 on th	a data 1	and of 1	1	n ha ra	ad
			The output using this i							Jus of I	$_{0} \sim 1_{3}$ ca	n de rea	au
CSRB	21,22	Ι	Chip selec							/R sign	al is in	out or	
CSLB		Ι	when \overline{RD}	-	-					11 0181			
RESETB	26	Ι	Reset inpu				ı is av	ailable	by inp	utting "	L" leve	-1	
			All function						- J F	0			
$A_{0\sim}A_{23}$	46~64	0		ddress outputs.									
	1~6		These pins			s the e	xterna	1 ROM	(in whi	ch voic	e data	is store	d
$D_0 \sim D_7$	34~41	I	Voice data	-									
SS	25 9	PIH	Sampling f	-	•	-			4 9 5 9		.1 0 11		
S1	10	PIL	When osci		-					,		owing	
S0		PIL	choices are									1 '' 0_'''	0"
			And " <u>DAC</u>		i be sei	tting ti	ne otne	er samp	bling fre	equency	y by S	1 & S	0
			option pins The setting		w tha	tabla:	(* not	tenade	stion)				
			The setting		w the	table.		i sugge	stion		Uni	t :KHz	
						SS=	= ''1''			SS=	:"0"	• ••••	1
			(\$1,\$	0)	00	01	10	11	00	01	10	11	-
			Osc =	DAOR	8	8	8	8	6.4	6.4	6.4	6.4	
			1.088M	DAOL	8	4	2*	1*	6.4	3.2	1.6*	0.8*	
			Osc =	DAOR	16	16	16	16	12.8	12.8	12.8	12.8	
			2.176M	DAOL	16	8	4	2*	12.8	6.4	3.2	1.6*	_
			Osc =	DAOR	32	32	32	32	25.6	25.6	25.6	25.6	-
			4.352M	DAOL	32	16	8	4	25.6	12.8	6.4	3.2	
DAOR	29	0	Voice synt										
DAOL	30	0	Voice synt			g sign	al is ou	ıtput fi	om this	s pin.			
XT	27	I	Crystal osc										
XTB	28	0	Crystal osc										
VDD	32	P	Power Sup										
AVDD	31 24	P	Analog Po		pply pi	n.							
VSS	24	P	Ground pin		-								
AVSS MS0	23 7	P PIL	Analog Gr Memory si			ite							
MS0 MS1	8	PIL	00: 1M; 01				M hvt	- (MS1	MSU)				
CS1B	42	0	00: 11, 01 00: 0~1M;										
CS1B CS2B	43	0	00: 0 1M,		,				~				
CS3B	4.4												
COOD	44	0	00: 2~3M;	01: 4~				1:8~16	M byte				



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit
Power supply voltage	VDD	Ta=25°C	-0.3~+7.0	V
Input voltage	V _{IN}	Ta=25°C	-0.3~VDD +0.3	V
Storage temperature	T _{stg}	—	-55 ~ 150	°C

Recommended Operating Conditions

Parameter	Symbol	Conditions	Value	Unit
Power supply voltage	VDD	VSS=0V	$2.9 \sim +5.5$	V
Operating temperature	T _{op}	VSS=0V	$-40 \sim +85$	°C
Oscillation frequency	f _{osc}	VSS=0V	1~5	MHz

• DC Characteristics

 $(Vdd = 2.9 \sim 5.5V, VSS=0V, Ta = -40 \sim 85^{\circ}C)$

Denometer	Symbol	Conditions		Limits		Unit	
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
"L" input current	I _{IL}	V _{IL} =VSS	-10	_	-	۸	
"H" input current	I _{IH}	V _{IH} =VDD	—	_	10	μA	
"L" input voltage	V _{IL} –		—	_	0.2Vdd	V	
"H" input voltage	V _{IH}	—	0.8Vdd	_	-	v	
"L" output voltage	V _{OL}	I _{LO} =0.8mA	—	_	0.45	V	
"H" output voltage	V _{OH}	I _{OH} =-40µА	Vdd	—	—	v	
Output leakage current	I _{LO}	VSS≤V _{OUT} ≤VD D	-10	—	10	μΑ	
Operating current	I _{DD}	f _{OSC} =4.0MHz	—	5	10	mA	
DA output relative error	V _{DAE}	No load	_	_	20	mV	
DA output impedance	R _{DAOUT}	_	—	15	_	kΩ	



AC Characteristics


 $VDD = 4.5 \sim 5.5 V, VSS = 0V, Ta = -40 \sim +85^{\circ}C)$

Parameter	Symbol	Min.	Тур	Max.	Unit
Clock cycle	t _{CYC}	200	-	-	ns
Clock duty cycle	$\mathbf{f}_{\mathrm{DUTY}}$	40	50	60	%
RESET pulse width	t _{REL}	100	-	-	ns
\overline{CS} pulse width	t _{CSL}	250	-	-	ns
\overline{WR} pulse width	t _{WRL}	200	-	-	ns
\overline{RD} pulse width	t _{RDL}	300	-	-	ns
\overline{RESET} fall to \overline{CS} fall	t _{RC}	250	-	-	ns
\overline{CS} fall to \overline{WR} fall	t _{CWL}	50	-	-	ns
\overline{WR} raise to \overline{CS} raise	t _{CWH}	0	-	-	ns
Data set up time of I_0 - I_7 in respect to	t _{SI}	80	-	-	ns
WR raise					
Data hold time of I_0 - I_7 in respect to \overline{WR}	t _{HI}	80	-	-	ns
raise					
\overline{RD} fall to stable output of I_0 - I_3	t _{RIZO}	-	-	120	ns
\overline{RD} raise to flow status output of I_0 - I_3	t _{RIOZ}	0	-	120	ns
\overline{CS} fall to \overline{RD} fall	t _{CRL}	20	-	-	ns
\overline{RD} raise to \overline{CS} raise	t _{CRH}	0	-	_	ns
Address stable (A_0-A_{23}) to data input of D_0-D_7	t _{AD}	-	-	$5 \cdot t_{CYC} + 90$	ns

 $PS:CS \Rightarrow \overline{CSR}, \overline{CSL}$



TIMMING CHART





FUNCTION EXPLANATION

1. Phrase Selection

Phrase Selection Phrases are specified and read into the 2 byte data which consists of $I_0 \sim I_7$ data bus. The phrase selection data is latched when WRB goes high while CSLB or CSRB is low (L). The format of the phrase specification input is as follows.

	I ₇	I ₆	I 5	I ₄	I ₃	I ₂	I_1	I ₀			
1st Byte	1		Phrase selection data								
2nd Byte		-	on II6,I cation II4		Reduction specification II3~II0						

As shown in the above chart, I_7 of the first 1 data byte is always 1. $I_0 \sim I_6$ of the first data byte specifies the low phrase address and the I7,I6 of second byte are used as high phrase address. The phrase selection data has a selection of 511 phrases which corresponds to 00000001~1111111111. The phrase selection data is used for to $A_3 \sim A_{11}$ address outputs, and they specify both start and stop address which are stored in the external ROM.

Relation between Phrase Selection Data and ROM Address

Phrase Selection Data		II ₇	Il ₆	l ₆	l ₅	l_4	l ₃	l_2	l_1	l ₀	-	-	-
External ROM address	A23~A10	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A_4	A ₃	A ₂	A_1	A_0
Selection													
Not valid	0~0	0	0	0	0	0	0	0	0	0	0	0	0
Phrase 1	0~0	0	0	0	0	0	0	0	0	1	0	0	0
Phrase 2	0~0	0	0	0	0	0	0	0	1	0	0	0	0
Phrase 3	0~0	0	0	0	0	0	0	0	1	1	0	0	0
Phrase 510	0~0	1	1	1	1	1	1	1	1	0	0	0	0
Phrase 511	0~0	1	I	1	1	1	1	1	l	1			

* Phrases can not be specified with all inputs = "0"



The second byte of data specifies the high phrase address, the synthesis operating channel as well as specific channel reduction of the synthesized play-back. The channel selection format is shown below. It is not possible to specify multiple channels at the same time.

Phrase expansion bits

The data bits II7 & II6 of second byte and the data bits I6~I0 of first byte will Combine as the total phrase address A11~A3.

Channel Specification

Channel	II_5	II_4
1	0	0
2	0	1
3	1	0
4	1	1

Reduction Specification

All zero is considered as 0 dB of the relative sound itself. The reduction is made through 9 levels from about 0 dB to - 24 dB with the steps of about - 3 dB. Reduction format is shown below.

Reduction Selection

Attenuation level	l ₃	l ₂	I ₁	Ι _Ο
0dB	0	0	0	0
-3.2 dB	0	0	0	1
-6.0 dB	0	0	1	0
-9.2 dB	0	0	1	0
-12.0dB	0	1	0	0
-14.5dB	0	1	0	1
-18.0dB	0	1	1	0
-20.5dB	0	1	1	1
-24.0dB	1	0	0	0



2. Voice Synthesis Channel Suspension

Voice synthesis operation of any channel can be suspended. Channel suspension is controlled by bits $I_3 \sim I_6$ of data bytes $I_0 \sim I_{07}$. To suspend a channel, make $I_7=0$, while $I_3 \sim I_6$ represent the channels which should be suspended Channel suspension occurs even if multiple channels are selected. For example, if $I_3 \sim I_6$ are all 1 and $I_7=0$, then channels 1~4 are suspended simultaneously.

Suspended channel	₇	I_6	I_5	I 4	l ₃	I_2	I ₁	I ₀
1	0	0	0	0	1	×	×	×
2	0	0	0	1	0	×	×	×
3	0	0	1	0	0	×	×	×
4	0	1	0	0	0	×	×	×

3 .Data ROM

1) ADDRESS DATA

This specifics start and stop address of ADPCM speech data. One phrase start and end address consists of 8 bytes. The first 3 bytes show start address while the last 3 bytes show stop address. The other 2 bytes are empty. By selecting the first address in which the start address is stored, the selected speech data is played back.

Address 0	SA ₁
Address 1	SA_2
Address 2	SA ₃
Address 3	EA ₁
Address 4	EA ₂
Address 5	EA ₃
Address 6	EMPTY
Address 7	EMPTY

Start addresses (SA1~SA3) and stop addresses (EA1~EA3) are stored according to the chart shown below

	D ₇	D_6	D_5	D_4	D_3	D_2	D_1	D_0
SA_1/EA_1	A23	A22	A21	A20	A19	A18	A ₁₇	A ₁₆
SA_2/EA_2	A ₁₅	A ₁₄	A ₁₃	A ₁₁	A_{10}	A ₁₅	A ₉	A_8
SA ₃ /EA ₃	A ₇	A ₆	A_5	A ₃	A_2	A ₁₅	A_1	A_0




2) ADPCM SPEECH DATA


ADPCM speech data consists of (2) 4-bit samples. So, 1 byte stores 2 samples. The data arrangement proceeds from higher rank bits ($D_4 \sim D_7$) to lower rank bits ($D_0 \sim D_3$). The storage of speech data should always be ended with the lower rank bit, So, always store an even number of samples, Speech data is produced by Speech

Development Tool TT5665.

3) DATA ROM STRUCTURE



When 1 phrase is selected, address data is written from ROM address 00008h to 0000Fh, When the maximum 511 phrases are selected in address data section, the data is written up to ROM address 00FFFh. and the rest is used as the ADPCM data section. The following chart shows the memory map of the source data ROM.







FUNCTIONAL DESCRIPTION

1. Phrase Selection Input

This procedure is to input phrase selection data onto the data bus inputs $I_0 \sim I_7$. The data is latched internally when \overline{WR} rises from "L" to "H", while \overline{CSL} or \overline{CSR} remains "L". Voice synthesis operation does not start till the second byte is fully latched



Note : Phrase selection is from channel 1 to channel 8 continuously If all of CH1~CH8 CMM are latched, then the DAO(R/L) output Arrrox.. 420 tcyc. *1 An interval of 75 T_{CYC} (max.) is needed between phrases




Note*2 Oscillation frequency = 1.088 MHz SS = "L'

Voice synthesis playback can be started from any channel, 1 to 8. The arrangement of each channel can be in any order. The second byte of the phrase selection data contains the phrase attenuation data in bits $D_0 - D_3$. Synthesized data is attenuated in -3 dB steps from 0 dB to -24 dB.




2. Attenuation of Synthesized Speech



3. Speech Synthesis Channel Suspension

This is accomplished by writing the synthesis channel suspension data onto data bus inputs I₃~I₇ The data is latched internally when \overline{WR} goes from "L" to "H" while \overline{CS} (R/L) remains active (L). Since synthesis suspension data is 1 byte data, synthesis operation is suspended right after the rising edge of \overline{WR} . Multiple channels can be specified, making it possible to suspend channels 1~4 simultaneously.




Note: * Oscillation frequency = 1.088 MHz SS= "L"




4. Reading the Busy Status

While $\overline{CS}(R/L)$ is "L" and \overline{RD} is "L", each operation state, the busy state of channels 1~4 is output on I₀~I₃. "H" is output during synthesized playback.




5. Start and Stop of 1 Channel



When a single channel (either of channels 1-4) starts again after it has stopped, the first write for start must be input with a delay of more than one sample rate from the stop write as shown in the figure above. When stop is entered, voice playback stops all the next sample and BUSY becomes "L" When start is entered again, voice is output after 238 + (the reverse of SS pin) x 34 clock from the second byte write. BUSY becomes "H" after 35 clock internally






Start and Stop in Plural Channels

When channels are operating, the first byte write for start must be input with a delay of more than one sample rate from stop writing. The channel where stop was input, stops at every sample. Voice off the channel where stop was again input is output after a maximum 2 samples +k clocks from the preceding sample point. The BUSY signal becomes "H" state after the 35 clock + maximum 2 samples time.



APPLICATION CIRCUIT




 $\frac{For 4M Byte ROM \times 4 (MS0 = "0", MS1 = "1")}{Reference Only}$



Preliminary

TT5665

PACKAGE OUTLINE (64 pin QFP)





REVISE HISTORY

1. 2007/6/20 (V1.0) -Original version

2. 2007/9/7 (V1.1) -Fix page 4 : 1.056MHz → 1.088MHz 2.112MHz → 2.176MHz 4.224MHz → 4.352MHz