

TTP252 Target Spec.

§ PATENTED

1. PATENT : 『電流源控制及補償觸控電容感測方法及其裝置』
PAT NO. I339356 (Taiwan)
PAT NO. ZL 2007 1 0202087. 0 (CHINA)
2. PATENT : 『具環境變化校正的電容式觸控感測裝置』
PAT NO. M383780 (Taiwan)
PAT NO. ZL 2010 2 0141537. 7 (CHINA)
3. PATENT : 『省電型多鍵觸摸開關感測裝置』
PAT NO. M375250 (Taiwan)
PAT NO. ZL 2010 2 0302392. 4 (CHINA)

§ General Description:

TTP252 MCU is an easy-used 4-bit CPU base microcontroller. It contains 1984-word ROM、96-nibble RAM、timer/Counter、timer/PWM、interrupt service、IO control hardware、LVR、touch pad and LDO feature for specified applications. The device is also suitable for diverse simple applications in control appliance and consumer product.

§ Features:

1. Tontek RISC 4-bit CPU core
2. Total 26 crucial instructions and two addressing mode
3. Most instructions need 1 word and 1 machine cycle(2 system clocks) except read table instruction(RTB)
4. advance CMOS process
5. Working memory with 1984*16 program ROM and 96*4 SRAM
6. 2-level stacks
7. Operating voltage: 2.0V~5.5V
8. System operating frequency: (at VDD=5V)
 - . High speed system oscillator (OSCH):
 - ◇ Built-in RC oscillator: 4MHz(typical)
 - .Low speed peripheral oscillator (OSCL):
 - ◇ Built-in RC oscillator: 16KHz(typical)
9. Offer 8 IO+8 touch pad or 16 general programmable I/O
 - ◇ IO port built-in key wake-up feature enable by software setting
 - ◇ Providing external interrupt inputs and Timer clock inputs
 - ◇ Offering internal signal outputs, like buzzer(PFD)
10. One 8-bit auto-reload timer/counter & one 8-bit timer/PWM & one time

base counter

- ✧ 4 timer clock sources(internal & external) selected by software
- ✧ Timer provides the PFD feature for Buzzer output driver
- ✧ Time base offers 2 various period interrupt request

11. MCU system protection and power saving controlled mode:

- ✧ Built-in watch dog timer (WDT) circuit
- ✧ ROM code error detection
- ✧ Out of user program's range detection
- ✧ Providing high/low system operating speed 、 sleep 、 stop mode for power saving control
- ✧ Built-in low voltage reset (LVR) function

12. 8 pins with touch pad detection

13. LDO voltage can select 2.7V or 4.2V output by option.

14. LVR voltage can select 2.2V or 3.0V by option.

15. Provides 8 interrupt sources

- ✧ External: INT0 , INT1 shared with IO pad
- ✧ Internal: Timer/counter, Timer/PWM, two Time base timer
- ✧ Two touchpad's interrupt


16. Provide package types

- ✧ DIP/SOP 8 pins, DIP/SOP/SSOP/QFN 16/20/24 pins, TSSOP 20pins
- ✧ Dice available

§ Applications:

1. Household electric appliances
2. Consumer products
3. Measurement controller

§ Block Diagram:



§ Pin Description:

Pin Name	Share Pin	I/O	Pin no.	Mask Option	Pin Description
V _{DD}	-	Power	+1	-	Positive power supply
V _{SS}	-	Power	+1	-	Negative power supply, ground
RSTB	-	I	+1	-	External reset input, active low, 50kΩ pull-up(V _{DD} =5v)
PA0(INT0) PA1(TCP1I) PA2(PFD1) PA3(PFD2/PWM)		IO IO IO IO	+4	-	I/O port with external interrupt input (PA0). PA1 is used as clock inputs of timer/counter1. PA2 is shared with internal PFD1 output. PA3 is shared with internal PFD2 or PWM output.
PB0 PB1(TCP2I) PB2 PB3	-	IO IO IO IO	+4	-	I/O port with internal signal output. PB1 is used as clock inputs of timer/PWM .
PC0(VPP) PC1 PC2(INT1) PC3(PWM/PFD2/PFD1/INT0)	TP0 TP1 TP2 TP3	I IO/I IO/I IO/I	+4	PC/TP	IO port or touch pad input. PC2 is shared with external interrupt input. PC3 is shared with external interrupt input and PFD1/PFD2/PWM output.
PD0(PWM/PFD2/PFD1/INT1) PD1 PD2 PD3	TP4 TP5 TP6 TP7	IO/I IO/I IO/I IO/I	+4	PD/TP	IO port or touch pad input. PD0 is shared with external interrupt input and PFD1/PFD2/PWM output.
C-	-	O	+1	-	Touch signal output with pull up R
VREG	-	Power	+1	-	LDO output
			21		

- * If PC3 select INT0 option, and PA0's INT0 will be disable. If PC3's option don't select INT0 , and PA0 have INT0 function.
- * If PD0 select INT1 option, and PC2's INT1 will be disable. If PD0's option don't select INT1 , and PC2 have INT1 function.
- * If PC3 or PD0 select PFD1, it will disable PA2's PFD1 function. PC3's PFD1 function and PD0's PFD1 function can be enable in same time.
- * If PC3 or PD0 select PWM/PFD2, it will disable PA3's PWM/PFD2 function. PC3's PWM/PFD2 function and PD0's PWM/PFD2 function can be enable at same time.

§ IO Cell type Description:

Pin Name	I/O Type	Description
PA0~PA1	Figure IO-A	STD IO with external input
PA2~PA3	Figure IO-B	STD IO with internal output
PB0	Figure IO-C	STD IO
PB1	Figure IO-A	STD IO with external input
PB2~PB3	Figure IO-C	STD IO
PC0	Figure IO-E	Input Port
PC1	Figure IO-C	STD IO
PC2	Figure IO-A	STD IO with external input
PC3,PD0	Figure IO-D	STD IO with internal output & external input
PD0~PD3	Figure IO-A	STD IO with external input

§ Absolute Maximum ratings:

ITEM	SYMBOL	RATING	UNIT
Operating Temperature	Top	-40°C ~ +85°C	°C
Storage Temperature	Tst	-50°C ~ +125°C	°C
Supply Voltage	VDD	VSS-0.3 ~ VSS+6.0	V
OTP Supply Voltage	VPP	VSS-0.3 ~ VSS+12.5	V
Input Voltage	Vin	VSS -0.3 ~ VDD+0.3	V
Human Body Mode	ESD	>=5	KV

Note: VSS symbolizes for system ground

§ DC Characteristics: (Test condition at room temperature=25°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Operating Voltage	VDD	F _{OSCH} =4MHz	2.0	-	5.5	V
		(LVR OFF)	2.0	-	5.5	
		(LVR ON)	2.2	-	5.5	
Operating Current (Normal Mode CPU working, I/O no load)	I _{nd1}	VDD=5.0V, no load, F _{OSCH} =4MHz,	-	1.5	2.0	mA
	I _{nd2}	VDD=5.0V, no load, F _{OSCL} on	-	30	50	uA
Operating Current (Sleep Mode, CPU stop, I/O no load)	I _{sd1}	VDD=5.0V, no load, F _{OSCH} =4MHz,	-	1.5	2.0	mA
	I _{sd2}	VDD=3.0V, no load, F _{OSCL} on	-	5	10	uA
Standby Current	I _{stb}	I/O no load, F _{OSCH} & F _{OSCL} stop	-	-	1.0	uA
Input Ports	V _{IL}	Input Low Voltage	0	-	0.2	V _{DD}
Input Ports	V _{IH}	Input High Voltage	0.8	-	1.0	V _{DD}
RSTB & INT	V _{IL}	Input Low Voltage	0	-	0.3	V _{DD}
RSTB & INT	V _{IH}	Input High Voltage	0.7	-	1.0	V _{DD}
Output port Sink Current	I _{OL}	VDD=5.0V, V _{OL} =0.6V	-	8	-	mA
Output Port Source Current	I _{OH}	VDD=5V, V _{OH} =VDD-0.7V	-	-4	-	mA
I/O Port Pull-High Resistor	R _{PH}	VDD=5.0V	100	150	200	KΩ
RSTB Pull-High Resistor	R _{PH}	VDD=5.0V	30	50	80	KΩ
Low Voltage Reset (LVR)	V _{LVR1}	-	2.0	2.2	2.4	V
	V _{LVR2}	-	2.7	3.0	3.3	V

§ AC Characteristics:

Parameter	Test Condition		Min	Typ	Max	Unit
External Reset	Low active pulse width t_{RES}		2	-	-	CPU
Interrupt input	Low active pulse width t_{INT}		2	-	-	clock
Wake up input	Low active pulse width t_{wakeup} , Application de-bounce should be manipulated by user' software		2	-	-	OSCL
System Oscillator Frequency	F_{OSCH} (Built-in RC)	VDD=5.0V	-	4M	-	Hz
Peripheral Oscillator Frequency	Built-in F_{OSCL} (RC)	VDD=2.0~5.0V	12K	16K	21K	Hz
Startup Period of Oscillators	T_{OSCH} (Built-in RC)	wake-up from off mode	8	-	-	F_{OSCH}
	T_{OSCL} (Built-in RC)	Wake-up from off mode	8	-	-	F_{OSCL}
Stable Time Of System Clock Switching	T_{OSCH} (Built-in RC)	OSCL→OSCH & OSCH off	8	-	-	F_{OSCH}
	(If H/L=0 then OSCH stop)					
	T_{OSCL} (Built-in RC)	OSCH→OSCL & OSCL on	8	-	-	F_{OSCL}
Timer/Counter input clock frequency	Input frequency rating, no de-bounce circuit built-in ,at VDD=5V		DC	-	4M	Hz
System Stable Time after Power up	After power up, the system needs to initialize the configured state and OST.		-	-	40	ms

§ Memory Map:

ROM ADDRESS	RAM ADDRESS	Function Block
000 _H ~7BF _H	-	Program ROM [1984*16]
-	000 _H ~007 _H	File Registers
-	008 _H ~01F _H	Peripheral registers (I)
-	020 _H ~07F _H	Working RAM [96*4]
-	200 _H ~30F _H	Peripheral registers (II)

§ Interrupt Vectors:

Interrupt Vectors	Function Description
\$000	hardware RESET
\$001	Hardware IRQ

§ File registers:

Address	Symbol	R/W	Default	Description
000 _H	(DP1)	R/W	-	Indirect addressing register
001 _H	ACC	R/W	-	Accumulator & Read Table 1 st data
002 _H	TB1	R/W	-	Read Table 2 nd data
003 _H	TB2	R/W	-	Read Table 3 rd data
004 _H	TB3	R/W	-	Read Table 4 th data
005 _H	DPL	R/W	-	Data Pointer low nibble
006 _H	DPM	R/W	-	Data Pointer middle nibble
007 _H	DPH	R/W	-	Data Pointer high nibble


§ Peripheral registers: Interrupt request flag register

Address	Symbol	R/W	Default	Description
008 _H	PS	R/W	1100	CPU power saving control register
009 _H	PSP	R/W	0000	Peripheral power saving control register
00A _H	INTC	R/W	0000	Interrupt enable control register
00B _H	INTF	R/W	0000	Interrupt request flag register
00C _H	INTC1	R/W	0000	Extended interrupt enable register
00D _H	INTF1	R/W	0000	Extended interrupt request flag register
00E _H	-	-	-	-
00F _H	-	-	-	-
010 _H	-	-	-	-
011 _H	-	-	-	-
012 _H	PAC	R/W	1111	I/O port A control register
013 _H	PA	R/W	1111	I/O port A data register
014 _H	PBC	R/W	1111	I/O port B control register
015 _H	PB	R/W	1111	I/O port B data register
016 _H	PCC	R/W	1111	I/O port C control register
017 _H	PC	R/W	1111	I/O port C data register
018 _H	PDC	R/W	1111	I/O port D control register
019 _H	PD	R/W	1111	I/O port D data register
01A _H				
01B _H	-	-	-	-
01C _H	-	-	-	-
01D _H	-	-	-	-
01E _H				
01F _H				

200 _H	TCP1C	R/W	0000	Timer/counter 1 control register
201 _H	TCP1L	R/W	xxxx	Timer/counter 1 data low register
202 _H	TCP1H	R/W	xxxx	Timer/counter 1 data high register
203 _H	TCP2C	R/W	0000	Timer/counter 2 control register
204 _H	TCP2L	R/W	xxxx	Timer/counter 2 data low register
205 _H	TCP2H	R/W	xxxx	Timer/counter 2 data high register
206 _H	PAI	R	----	Port A pad data reading address
207 _H	PBI	R	----	Port B pad data reading address
208 _H	PCI	R	----	Port C pad data reading address
209 _H	PDI	R	----	Port D pad data reading address
20A _H	-	-	-	-
20B _H	-	-	-	-
20C _H	TCPFS	R/W	0000	TCP clock source FS pre-scale register
20D _H	TBC	R/W	1111	Time base control register
20E _H				
20F _H				
210 _H				
211 _H				
212 _H				
213 _H				
214 _H	-	-	-	-
215 _H	-	-	-	-
216 _H	-	-	-	-
217 _H	-	-	-	-
218 _H	LDO flag	R/W	0000	LDO fail flag address
219 _H	CPUFS	R/W	0000	CPU freq. select.
21A _H	-	-	-	-
300 _H	RESETF	R/W	0000	Reset flag
301 _H	TBRB	W	xxxx	Time base counter clear address
302 _H	MRO	W	xxxx	Reserved for testing

Note: a. Default means initial value after power on or reset.
b. R is “read” only, W is “write” only, R/W is both of “read” & “write”.

§ Application Circuit



§ REVISION HISTORY :

2012/02/08 : (Ver. 3.0)

2018/10/04 : (Ver. 3.1) Modify Page 5 Top=-40~+85