

## § PATENTEN

1. PATENT : 『電流源控制及補償觸控電容感測方法及其裝置』  
PAT NO. I339356 (Taiwan)  
PAT NO. ZL 2007 1 0202087. 0 (CHINA)
2. PATENT : 『具環境變化校正的電容式觸控感測裝置』  
PAT NO. M383780 (Taiwan)  
PAT NO. ZL 2010 2 0141537. 7 (CHINA)
3. PATENT : 『省電型多鍵觸摸開關感測裝置』  
PAT NO. M375250 (Taiwan)  
PAT NO. ZL 2010 2 0302392. 4 (CHINA)

## § General Description:

TTP258 MCU is an easy-used 4-bit CPU base microcontroller. It contains 1984-word ROM、144-nibble RAM、timer/Counter、interrupt service、IO control hardware、LVR and touch pad feature for specified applications. The device is also suitable for diverse simple applications in control appliance and consumer product.

## § Features:

1. Tontek RISC 4-bit CPU core
2. Total 26 crucial instructions and two addressing mode
3. Most instructions need 1 word and 1 machine cycle(2 system clocks) except read table instruction(RTB)
4. advance CMOS process
5. Working memory with 1984\*16 program ROM and 144\*4 SRAM
6. 2-level stacks
7. Operating voltage:
  - 5.5V~3.1V (LDO ON) ;
  - 5.5V~2.5V (LDO OFF、LVR ON) ;
  - 5.5V~2.2V (LDO OFF、LVR OFF) ;
8. System operating frequency: (at VDD=5V )
  - . High-speed system oscillator (OSCH):
    - ✧ Built-in RC oscillator: 4MHz(typical)
  - .Low speed peripheral oscillator (OSCL):
    - ✧ Built-in RC oscillator: 16KHz(typical)

9. Offer 3 IO+10 touch pad or 13 general programmable I/O
  - ✧ IO port built-in key wake-up feature enable by software setting
  - ✧ Providing external interrupt inputs
  - ✧ Offering internal signal outputs, like buzzer(PWM)
  
10. One 8-bit TCP1 auto-reload timer/counter & onetime base counter
  - ✧ 4 timer clock sources selected by software
  - ✧ Time base offers 2 various period interrupt request
11. One 8-bit TCP2 auto-reload timer/counter, can improve PWM function
  - ✧ 4 timer clock sources selected by software
12. Built-in 3 set 8-bit PWM output
13. MCU system protection and power saving controlled mode:
  - ✧ Built-in watch dog timer (WDT) circuit
  - ✧ ROM code error detection
  - ✧ Out of user program's range detection
  - ✧ Providing high/low system operating speed 、 sleep mode for power saving control
  - ✧ Built-in low voltage reset (LVR) function
14. 10 pins with touch pad detection
15. Built-in LDO voltage 2.7V
16. Provides 8 interrupt sources
  - ✧ External: INT0, INT1 shared with IO pad
  - ✧ Internal: two Timer/counter, two Time base timer
  - ✧ Two touchpad's interrupt
17. Provide package types
  - ✧ SOP 16

## § Applications:

1. Household electric appliances
2. Consumer products
3. Measurement controller

## § Package Description:


<b>PD0/TP4</b>	<b>1</b>	<b>16</b>	<b>PC3/TP3</b>
<b>PD1/TP5</b>	<b>2</b>	<b>15</b>	<b>PC2/TP2</b>
<b>PD2/TP6</b>	<b>3</b>	<b>14</b>	<b>PC1/TP1</b>
<b>PD3/TP7</b>	<b>4</b>	<b>13</b>	<b>PC0/TP0</b>
<b>PB0/TP8</b>	<b>5</b>	<b>12</b>	<b>VDD</b>
<b>PB1/TP9</b>	<b>6</b>	<b>11</b>	<b>PA2/PWM2</b>
<b>CAP</b>	<b>7</b>	<b>10</b>	<b>PA1/INT1/PWM1</b>
<b>VSS</b>	<b>8</b>	<b>9</b>	<b>PA0/INT0/PWM0</b>

**16-SOP-A**

<b>PD0/TP4</b>	<b>1</b>	<b>16</b>	<b>PC3/TP3</b>
<b>PD1/TP5</b>	<b>2</b>	<b>15</b>	<b>PC2/TP2</b>
<b>PD2/TP6</b>	<b>3</b>	<b>14</b>	<b>PC1/TP1</b>
<b>PD3/TP7</b>	<b>4</b>	<b>13</b>	<b>PC0/TP0</b>
<b>PB0/TP8</b>	<b>5</b>	<b>12</b>	<b>VDD</b>
<b>PB1/TP9</b>	<b>6</b>	<b>11</b>	<b>VREG</b>
<b>CAP</b>	<b>7</b>	<b>10</b>	<b>PA1/INT1/PWM1</b>
<b>VSS</b>	<b>8</b>	<b>9</b>	<b>PA0/INT0/PWM0</b>

**16-SOP-B**

§ Block Diagram:



## § Pin Description:

Pin Name	Share Pin	I/O	Pin no.	Mask Option	Pin Description
V <sub>DD</sub>	-	Power	+1	-	Positive power supply
V <sub>SS</sub>	-	Power	+1	-	Negative power supply, ground
RSTB	-	I	+1	-	External reset input, active low, 50kΩ pull-up( V <sub>DD</sub> =5v)
PA0 PA1 PA2	INT0/PWM0/VPP INT1/PWM1 PWM2	IO IO IO	+3	-	I/O port with external interrupt input and PWM output (PA0,PA1). PA2 is shared with internal PWM2 output.
PB0 PB1	TP8 TP9	IO/I IO/I	+2	-	IO port or touch pad input.
PC0 PC1 PC2 PC3	TP0 TP1 TP2 TP3	IO/I IO/I IO/I IO/I	+4	-	IO port or touch pad input.
PD0 PD1 PD2 PD3	TP4 TP5 TP6 TP7	IO/I IO/I IO/I IO/I	+4	-	IO port or touch pad input.
CAP	-	O	+1	-	Touch signal output
VREG		Power	+1	-	LDO Voltage output
			18	-	

## § IO Cell type Description:

Pin Name	I/O Type	Description
PA1	Figure IO-D	STD IO with internal output & external input
PA0	Figure IO-E	STD IO with internal output & external input
PA2	Figure IO-B	STD IO with internal output
PB0~PB1	Figure IO-A	STD IO with external input
PC0~PC3	Figure IO-A	STD IO with external input
PD0~PD3	Figure IO-A	STD IO with external input

## § Absolute Maximum ratings:

ITEM	SYMBOL	RATING	UNIT
Operating Temperature	Top	-40°C ~ +85°C	°C
Storage Temperature	Tst	-50°C ~ +125°C	°C
OTP Supply Voltage	VPP	VSS-0.3 ~ VSS+12.5	V
Input Voltage	Vin	VSS -0.3 ~ VDD+0.3	V
Human Body Mode	ESD	>5	KV

Note: VSS symbolizes for system ground

## DC & AC Characteristics

### § DC Characteristics: (Test condition at room temperature=25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Operating Voltage	VDD	LDO on : LVR on	3.1	-	5.5	V
		LDO on : LVR off	3.1	-	5.5	
		LDO off : LVR on	2.5	-	5.5	
		LDO off : LVR off	2.2	-	5.5	
Low Voltage Reset (LVR)	V <sub>LVR1</sub>	LVR select 2.2V	2.0	2.2	2.4	V
LDO Voltage	V <sub>LDO1</sub>	LDO select 2.7V	2.4	2.7	3.0	V
Operating Current (Normal Mode, CPU working, I/O no load )	I <sub>nd1</sub>	VDD=5.0V, no load, F <sub>OSCH</sub> =4MHz,	-	2.5	3.0	mA
	I <sub>nd2</sub>	VDD=5.0V, no load, F <sub>OSCL</sub> on, F <sub>OSCH</sub> off, LVR off, LDO off	-	30	50	uA
Operating Current (Sleep Mode, CPU stop, I/O no load)	I <sub>sd1</sub>	VDD=5.0V, no load, F <sub>OSCH</sub> =4MHz,	-	0.7	1.0	mA
	I <sub>sd2</sub>	VDD=3.0V, no load, F <sub>OSCL</sub> on, F <sub>OSCH</sub> off, LVR off, LDO off	-	5	10	uA
LVR Current	I <sub>LVR</sub>	VDD=5.0V	-	55	-	uA
LDO Current	I <sub>LDO</sub>	VDD=5.0V	-	100	-	uA
Input Ports	V <sub>IL</sub>	Input Low Voltage	0	-	0.2	VDD
Input Ports	V <sub>IH</sub>	Input High Voltage	0.8	-	1.0	VDD
RSTB & INT	V <sub>IL</sub>	Input Low Voltage	0	-	0.3	VDD
RSTB & INT	V <sub>IH</sub>	Input High Voltage	0.7	-	1.0	VDD
PA0 Sink Current	I <sub>OL</sub>	VDD=5.0V, VOL=0.6V	-	2	-	mA
PA0 Source Current	I <sub>OH</sub>	VDD=5V, VOH=VDD-0.7V	-	-1	-	mA
Output port Sink Current (exclude PA0)	I <sub>OL</sub>	VDD=5.0V, VOL=0.6V	-	8	-	mA
Output Port Source Current (exclude PA0)	I <sub>OH</sub>	VDD=5V, VOH=VDD-0.7V	-	-4	-	mA
I/O Port Pull-up Resistor	R <sub>PH</sub>	VDD=5.0V	100	150	200	KΩ
RSTB Pull-up Resistor	R <sub>PH</sub>	VDD=5.0V	30	50	80	KΩ
Band gap Voltage	V <sub>BGAP</sub>		1.0	1.12	1.23	V

**§ AC Characteristics:** (Test condition at room temperature=25°C)

Parameter	Test Condition		Min.	Typ.	Max.	Unit
External Reset	Low active pulse width tRES		2	-	-	CPU clock
Interrupt input	Low active pulse width tINT		2	-	-	
Wake up input	Low active pulse width t <sub>wkup</sub> , Application de-bounce should be manipulated by user' software		2	-	-	OSCL
System Oscillator Frequency	F <sub>OSCH</sub> (Built-in RC)	VDD=5.0V	-	4M	-	Hz
Peripheral Oscillator Frequency	Built-in F <sub>OSCL</sub> (RC)	VDD=5.0V	12K	16K	21K	Hz
Startup Period of Oscillators	T <sub>OSCH</sub> (Built-in RC)	wake-up from off mode	8	-	-	F <sub>OSCH</sub>
	T <sub>OSCL</sub> (Built-in RC)	Wake-up from off mode	8	-	-	F <sub>OSCL</sub>
Stable Time Of System Clock Switching	T <sub>OSCH</sub> ( Built-in RC)	OSCL→OSCH & OSCH off	8	-	-	F <sub>OSCH</sub>
		(If H/L=0 then OSCH stop)				
	T <sub>OSCL</sub> ( Built-in RC)	OSCH→OSCL & OSCL on	8	-	-	F <sub>OSCL</sub>
Timer/Counter input clock frequency	Input frequency rating, no de-bounce circuit built-in ,at VDD=5V		DC	-	4M	Hz
System Stable Time after Power up	After power up, the system needs to initialize the configured state and OST.		-	-	40	ms

**§ Memory Map:**

ROM ADDRESS	RAM ADDRESS	Function Block
000 <sub>H</sub> ~7BF <sub>H</sub>	-	Program ROM [1984*16]



-	000 <sub>H</sub> ~007 <sub>H</sub>	File Registers
-	008 <sub>H</sub> ~01F <sub>H</sub>	Peripheral registers (I)
-	020 <sub>H</sub> ~0AF <sub>H</sub>	Working RAM [144*4]
-	200 <sub>H</sub> ~304 <sub>H</sub>	Peripheral registers (II)

## § Interrupt Vectors:

Interrupt Vectors	Function Description
\$000	hardware RESET
\$001	Hardware IRQ

## § File registers:

Address	Symbol	R/W	Default	Description
000 <sub>H</sub>	(DP1)	R/W	-	Indirect addressing register
001 <sub>H</sub>	ACC	R/W	-	Accumulator & Read Table 1 <sup>st</sup> data
002 <sub>H</sub>	TB1	R/W	-	Read Table 2 <sup>nd</sup> data
003 <sub>H</sub>	TB2	R/W	-	Read Table 3 <sup>rd</sup> data
004 <sub>H</sub>	TB3	R/W	-	Read Table 4 <sup>th</sup> data
005 <sub>H</sub>	DPL	R/W	-	Data Pointer low nibble
006 <sub>H</sub>	DPM	R/W	-	Data Pointer middle nibble
007 <sub>H</sub>	DPH	R/W	-	Data Pointer high nibble

## § Peripheral registers: Interrupt request flag register


Address	Symbol	R/W	Default	Description
008 <sub>H</sub>	PS	R/W	0100	CPU power saving control register
009 <sub>H</sub>	PSP	R/W	0000	Peripheral power saving control register
00A <sub>H</sub>	INTC	R/W	0000	Interrupt enable control register
00B <sub>H</sub>	INTF	R/W	0000	Interrupt request flag register
00C <sub>H</sub>	INTC1	R/W	0000	Extended interrupt enable register
00D <sub>H</sub>	INTF1	R/W	0000	Extended interrupt request flag register
00E <sub>H</sub>	PWMC	R/W	0000	PWM control register
00F <sub>H</sub>	PWM0L	R/W	xxxx	PWM0 duty low nibble data register
010 <sub>H</sub>	PWM0H	R/W	xxxx	PWM0 duty high nibble data register
011 <sub>H</sub>	-	-	-	
012 <sub>H</sub>	PAC	R/W	1111	I/O port A control register
013 <sub>H</sub>	PA	R/W	1111	I/O port A data register
014 <sub>H</sub>	PBC	R/W	1111	I/O port B control register
015 <sub>H</sub>	PB	R/W	1111	I/O port B data register
016 <sub>H</sub>	PCC	R/W	1111	I/O port C control register
017 <sub>H</sub>	PC	R/W	1111	I/O port C data register
018 <sub>H</sub>	PDC	R/W	1111	I/O port D control register
019 <sub>H</sub>	PD	R/W	1111	I/O port D data register
01A <sub>H</sub>	PWM1L	R/W	xxxx	PWM1 duty low nibble data register
01B <sub>H</sub>	PWM1H	R/W	xxxx	PWM1 duty high nibble data register
01C <sub>H</sub>	PWM2L	R/W	xxxx	PWM2 duty low nibble data register

01D <sub>H</sub>	PWM2H	R/W	xxxx	PWM2 duty high nibble data register
01E <sub>H</sub>	TPINTC	R/W	0000	Touchpad interrupt enable control register
01F <sub>H</sub>	TPINTF	R/W	0000	Touchpad interrupt request flag register
200 <sub>H</sub>	TCP1C	R/W	0000	TCP1 Timer/counter control register
201 <sub>H</sub>	TCP1L	R/W	xxxx	TCP1 Timer/counter data low register
202 <sub>H</sub>	TCP1H	R/W	xxxx	TCP1 Timer/counter data high register
203 <sub>H</sub>	TCP2C	R/W	0000	TCP2 Timer/counter control register
204 <sub>H</sub>	TCP2L	R/W	xxxx	TCP2 Timer/counter data low register
205 <sub>H</sub>	TCP2H	R/W	xxxx	TCP2 Timer/counter data high register
206 <sub>H</sub>	PAI	R	----	Port A pad data reading address
207 <sub>H</sub>	PBI	R	----	Port B pad data reading address
208 <sub>H</sub>	PCI	R	----	Port C pad data reading address
209 <sub>H</sub>	PDI	R	----	Port D pad data reading address
20A <sub>H</sub>	-	-	-	-
20B <sub>H</sub>	-	-	-	-
20C <sub>H</sub>	TCPFS	R/W	0000	TCP clock source FS pre-scale register
20D <sub>H</sub>	TBC	R/W	1111	Time base control register
20E <sub>H</sub>	MCKS	R/W	0111	Modulation clock selector register
20F <sub>H</sub>	TPCHS0	R/W	0000	Touch pad channel selector register
210 <sub>H</sub>	TPCHS1	R/W	0000	Touch pad channel selector register
211 <sub>H</sub>	TPCHS2	R/W	0000	Touch pad channel selector register
212 <sub>H</sub>	TPCTL	R/W	0000	Touch pad control register
213 <sub>H</sub>	TPCT0	R/W	xxxx	Touch pad Duty counter 1st nibble
214 <sub>H</sub>	TPCT1	R/W	xxxx	Touch pad Duty counter 2nd nibble
215 <sub>H</sub>	TPCT2	R/W	xxxx	Touch pad Duty counter 3rd nibble
216 <sub>H</sub>	LDOFLAG	R/W	0000	LDO fail flag
217 <sub>H</sub>	CSA	R/W	0000	Touch pad C load
218 <sub>H</sub>	SPCON0	R/W	0000	Special control register 0
219 <sub>H</sub>	SPCON1	R/W	0000	Special control register 1
21A <sub>H</sub>	ODATA	R/W	0000	Touchkey output register for special function
300 <sub>H</sub>	RESETF	R/W	0000	Reset flag
301 <sub>H</sub>	TBRB	W	xxxx	Time base counter clear address
302 <sub>H</sub>	MRO	W	xxxx	Mask option register write enable address
303 <sub>H</sub>	CLRWDT	W	xxxx	Clear WDT 2nd instruction
304 <sub>H</sub>	LVREN	R/W	0000	LVREN register

**Note:**

- a. Default means initial value after power on or reset.
- b. R is "read" only, W is "write" only, R/W is both of "read" & "write".

## § Application Circuit



## § Ordering Information :

	Package type	LVRen	LVR	LDO
TTP258RD-AOBN	<b>16-SOP-A</b>	By Register	2.2V	2.7V
TTP258OD-FOBN	<b>16-SOP-B</b>	Always on	2.2V	2.7V

## § REVISION HISTORY :

2014/05/20 : (Ver. 1.0) New build

2015/10/01 : (Ver. 1.1) Modify Operating voltage

2016/04/06 : (Ver. 1.2) Modify Page 8 OSCL & test condition ;

Page 20 if OSCL=16KHz ;

Page 24 ~ 36 : typical condition

2018/10/02 : (Ver. 1.3) Modify Page 6 Top=-40°C ~ +85°C