

§ PATENTEN

1. PATENT : 『電流源控制及補償觸控電容感測方法及其裝置』
PAT NO. I339356 (Taiwan)
PAT NO. ZL 2007 1 0202087. 0 (CHINA)
2. PATENT : 『具環境變化校正的電容式觸控感測裝置』
PAT NO. M383780 (Taiwan)
PAT NO. ZL 2010 2 0141537. 7 (CHINA)
3. PATENT : 『省電型多鍵觸摸開關感測裝置』
PAT NO. M375250 (Taiwan)
PAT NO. ZL 2010 2 0302392. 4 (CHINA)

§ General Description:

TTP259 MCU is an easy-used 4-bit CPU base microcontroller. It contains 4032-word ROM、384-nibble RAM、time base、timer/counter、interrupt service、IO control hardware、PWM output、IIC function、LVR and touch pad feature for specified applications. The device is also suitable for diverse simple applications in control appliance and consumer product.

§ Features:

1. Tontek RISC 4-bit CPU core
2. Total 26 crucial instructions and two addressing mode
3. Most instructions need 1 word and 1 machine cycle(2 CPU clocks) except read table instruction(RTB)
4. Advance CMOS process
5. Working memory with 4032*16 program ROM and 384*4 SRAM
6. 4-level stacks
7. Operating voltage: 2.4V~5.5V(LVR=2.2V); 3.3V~5.5V(LVR=3.0V); 2.2V~5.5V(LVR OFF)
8. System operating frequency: (at VDD=5V)
 - . High speed system oscillator (OSCH)
 - ◇ Built-in RC oscillator: 4MHz(typical)
 - . Low speed peripheral oscillator (OSCL)
 - ◇ Built-in RC oscillator: 16KHz(typical)
9. Provide 7 IO+16 touch pad or 23 general programmable IO
 - ◇ IO port built-in key wake-up feature enable by software setting
 - ◇ Provide external interrupt inputs
 - ◇ Provide internal signal outputs, like PWM

10. TWO time base
 - ✧ Time base offers 2 various period interrupt request
11. One 8-bit TCP1 auto-reload timer/counter
 - ✧ 4 timer clock sources selected by software
12. One 12-bit TCP2 auto-reload timer/counter, can improve PWM function
 - ✧ 4 timer clock sources selected by software
13. Built-in 3 set 12-bit PWM output
14. MCU system protection and power saving controlled mode
 - ✧ Built-in watch dog timer (WDT) circuit
 - ✧ Built-in low voltage reset (LVR) function
 - ✧ Out of user program's range detection
 - ✧ ROM code error detection
 - ✧ Provide high/low system operating speed, sleep and stop mode for power saving control
15. Provide 16 pins with touch pad detection
16. LDO voltage can select 2.7V or 4.2V output by mask option
17. LVR voltage can select 2.2V or 3.0V by mask option
18. Provide two wire serial interface (IIC-BUS)
19. Provide 10 interrupt sources
 - ✧ External: INT0, INT1 shared with IO pad
 - ✧ Internal: two time base, two timer/counter
 - ✧ Two touch pad's interrupt
 - ✧ Two IIC interrupt
20. Provide package types
 - ✧ 28SSOP/20TSSOP/16SOP

§ Applications:

1. Household electric appliances
2. Consumer products
3. Measurement controller

§ Package Description:

VSS	1	28	CAP
PD0/TP4	2	27	PC3/TP3
PD1/TP5	3	26	PC2/TP2
PD2/TP6	4	25	PC1/TP1
PD3/TP7	5	24	PC0/TP0
PE0/TP8	6	23	PF3/TP15
PE1/TP9	7	22	PF2/TP14
PE2/TP10	8	21	PF1/TP13
PE3/TP11	9	20	PF0/TP12
PA2/PWM0	10	19	PB3/INT0
PA1/TPC11/PWM1	11	18	PB2/INT1/PWM2
PA0/INT0/PWM2/VPP	12	17	VREG
VDD	13	16	PB1/SDA/PWM1
VSS	14	15	PB0/SCL/INT1/PWM0

28SSOP-A


VSS	1	20	CAP
PD0/TP4	2	19	PC3/TP3
PD1/TP5	3	18	PC2/TP2
PD2/TP6	4	17	PC1/TP1
PD3/TP7	5	16	PC0/TP0
PE0/TP8	6	15	PF3/TP15
PE1/TP9	7	14	PF2/TP14
PA0/INT0/PWM2/VPP	8	13	PF1/TP13
VDD	9	12	PB1/SDA/PWM1
VSS	10	11	PB0/SCL/INT1/PWM0

20TSSOP-B

VSS	1	16	CAP
PD0/TP4	2	15	PC3/TP3
PD1/TP5	3	14	PC2/TP2
PD2/TP6	4	13	PC1/TP1
PD3/TP7	5	12	PC0/TP0
PA0/INT0/PWM2/VPP	6	11	PF3/TP15
VDD	7	10	PB1/SDA/PWM1
VSS	8	9	PB0/SCL/INT1/PWM0

16SOP-B

§ Block Diagram:



§ Pad Description:

Pad Name	Share Pad	IO	Pad	Mask Option	Pad Description
VDD	-	Power	+2	-	Positive power supply.
VSS	-	Power	+4	-	Negative power supply, ground.
RSTB	-	I	+1	-	External reset input, active low.
PA0 PA1 PA2	INT0/PWM2/VPP TCP1I/PWM1 PWM0	IO/I/O IO/I/O IO/O	+3	Yes	IO port with external interrupt input, external clock input and PWM output. PA0 is shared with external interrupt input, PA1 is shared with external clock input, PA0,PA1,PA2 is shared with PWM output.
PB0 PB1 PB2 PB3	SCL/INT1/PWM0 SDA/PWM1 INT1 INT0/PWM2	IO/I/O IO/O IO/I IO/I/O	+4	Yes	IO port with internal IICBUS, external interrupt input and PWM output. PB0,PB1 is shared with internal IICBUS, PB0,PB2,PB3 is shared with external interrupt input, PB0,PB1,PB3 is shared with PWM output.
PC0 PC1 PC2 PC3	TP0 TP1 TP2 TP3	IO/I IO/I IO/I IO/I	+4	-	IO port or touch pad input.
PD0 PD1 PD2 PD3	TP4 TP5 TP6 TP7	IO/I IO/I IO/I IO/I	+4	-	IO port or touch pad input.
PE0 PE1 PE2 PE3	TP8 TP9 TP10 TP11	IO/I IO/I IO/I IO/I	+4	-	IO port or touch pad input.
PF0 PF1 PF2 PF3	TP12 TP13 TP14 TP15	IO/I IO/I IO/I IO/I	+4	-	IO port or touch pad input.
CAP	-	O	+1	-	Touch signal output.
VREG	-	Power	+1	-	LDO voltage output.
Total pad	-	-	32	-	-

§ IO Cell Type Description:

Pin Name	IO Type	Description
PA0	Figure IO-G	STD IO with internal PWM output and external interrupt trigger input.
PA1	Figure IO-C	STD IO with internal PWM output and external TCP1 clock input.
PA2	Figure IO-B	STD IO with internal PWM output.
PB0	Figure IO-E	STD IO with internal PWM output and external interrupt trigger input and IIC.
PB1	Figure IO-F	STD IO with internal PWM output and IIC.
PB2	Figure IO-D	STD IO with internal PWM output and external interrupt trigger input.
PB3	Figure IO-H	STD IO with external interrupt trigger input.
PC0~PC3	Figure IO-A	STD IO with touch pad input.
PD0~PD3	Figure IO-A	STD IO with touch pad input.
PE0~PE3	Figure IO-A	STD IO with touch pad input.
PF0~PF3	Figure IO-A	STD IO with touch pad input.

§ Absolute Maximum ratings:

ITEM	SYMBOL	RATING	UNIT
Operating Temperature	Top	-40~+85	°C
Storage Temperature	Tst	-50~+125	°C
Supply Voltage	VDD	VSS-0.3~VSS+6.0	V
OTP Supply Voltage	VPP	VSS-0.3~VSS+12.5	V
Input Voltage	Vin	VSS-0.3~VDD+0.3	V
Human Body Mode	ESD	>5	KV

Note: VSS symbolizes for system ground.

§ DC and AC Characteristics

§ DC Characteristics: (Test condition at room temperature=25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Operating Voltage	VDD	F _{OSCH} =4MHz, LVR on 2.2V	2.4	-	5.5	V
		F _{OSCH} =4MHz, LVR on 3.0V	3.3	-	5.5	
		F _{OSCH} =4MHz, LVR off	2.2	-	5.5	
Operating Current (Normal Mode, CPU working, IO no load)	I _{nd1}	VDD=5.0V, no load, F _{OSCL} on, F _{OSCH} =4MHz, LVR off, LDO off	-	3.5	4.0	mA
	I _{nd2}	VDD=5.0V, no load, F _{OSCL} on, F _{OSCH} off, LVR off, LDO off	-	30	50	uA
Operating Current (Sleep Mode, CPU stop, IO no load)	I _{sd1}	VDD=5.0V, no load, F _{OSCL} on, F _{OSCH} =4MHz, LVR off, LDO off	-	0.6	0.8	mA
	I _{sd2}	VDD=3.0V, no load, F _{OSCL} on, F _{OSCH} off, LVR off, LDO off	-	5	10	uA
Standby Current (Stop Mode, CPU stop, IO no load)	I _{sd3}	VDD=5.0V, no load, F _{OSCL} off, F _{OSCH} off, LVR off, LDO off	-	-	1	uA
LVR Current	I _{LVR}	VDD=5.0V		55		uA
LDO Current	I _{LDO}	VDD=5.0V		100		uA
Input Ports	V _{IL}	Input Low Voltage	0	-	0.2	VDD
Input Ports	V _{IH}	Input High Voltage	0.8	-	1.0	VDD
RSTB and INT	V _{IL}	Input Low Voltage	0	-	0.3	VDD
RSTB and INT	V _{IH}	Input High Voltage	0.7	-	1.0	VDD
PA0 Sink Current	I _{OL}	VDD=5.0V, VOL=0.6V	-	2	-	mA
PA0 Source Current	I _{OH}	VDD=5.0V, VOH=4.3V	-	-1	-	mA
Output port Sink Current (PA, PB exclude PA0)	I _{OL}	VDD=5.0V, VOL=0.6V	-	32	-	mA
Output Port Source Current (PA, PB exclude PA0)	I _{OH}	VDD=5.0V, VOH=4.3V	-	-8	-	mA
Output port Sink Current (PC, PD, PE, PF)	I _{OL}	VDD=5.0V, VOL=0.6V	-	16	-	mA
Output Port Source Current (PC, PD, PE, PF)	I _{OH}	VDD=5.0V, VOH=4.3V	-	-8	-	mA
IO Port Pull-up Resistor	R _{PH}	VDD=5.0V	100	150	200	KΩ
RSTB Pull-up Resistor	R _{PH}	VDD=5.0V	30	50	80	KΩ
Low Voltage Reset (LVR)	V _{LVR1}	For AC application	2.7	3.0	3.3	V
	V _{LVR2}		2.0	2.2	2.4	V
LDO Voltage	V _{LDO1}		3.8	4.2	4.6	V
	V _{LDO2}		2.4	2.7	3.0	V
Bandgap Voltage	V _{BGAP}		1.0	1.12	1.23	V

§ AC Characteristics: (Test condition at room temperature=25°C)

Parameter	Test Condition		Min.	Typ.	Max.	Unit
External Reset	Low active pulse width t_{RES}		2	-	-	CPU clock
Interrupt input	Low active pulse width t_{INT}		2	-	-	CPU clock
Wake up input	Low active pulse width t_{WKUP} , Application de-bounce should be manipulated by user' software		2	-	-	OSCL
System Oscillator Frequency	F_{OSCH} (Built-in RC)	VDD=5.0V	-	4M	-	Hz
Peripheral Oscillator Frequency	F_{OSCL} (Built-in RC)	VDD=5.0V	-	16K	-	Hz
Startup Period of Oscillators	T_{OSCH} (Built-in RC)	wake-up from off mode	8	-	-	T_{OSCH}
	T_{OSCL} (Built-in RC)	Wake-up from off mode	8	-	-	T_{OSCL}
Stable Time Of System Clock Switching	T_{OSCH} (Built-in RC)	OSCL→OSCH and OSCH off	8	-	-	T_{OSCL}
	(If H/L=0 then OSCH stop)					
	T_{OSCL} (Built-in RC)	OSCH→OSCL and OSCL on	-	-	-	T_{OSCL}
Timer/Counter input clock frequency	Input frequency rating, no de-bounce circuit built-in, VDD=5V		DC	-	4M	Hz
System Stable Time after Power up	After power up, the system needs to initialize the configured state and OST		-	-	40	ms

§ Memory Map:

ROM ADDRESS	RAM ADDRESS	Function Block
000 _H ~FBF _H	-	Program ROM [4032*16]
-	000 _H ~007 _H	File Registers
-	008 _H ~01F _H	Peripheral registers (I)
-	020 _H ~19F _H	Working RAM [384*4]
-	200 _H ~304 _H	Peripheral registers (II)

§ Interrupt Vectors:

Interrupt Vectors	Function Description
\$000	Hardware reset
\$001	Hardware interrupt

§ File registers:

Address	Symbol	R/W	Default	Description
000 _H	(DP1)	R/W	----	Indirect addressing register
001 _H	ACC	R/W	xxxx	Accumulator and read table 1 st data
002 _H	TB1	R/W	xxxx	Read table 2 nd data
003 _H	TB2	R/W	xxxx	Read table 3 rd data
004 _H	TB3	R/W	xxxx	Read table 4 th data
005 _H	DPL	R/W	xxxx	Data pointer low nibble data
006 _H	DPM	R/W	xxxx	Data pointer middle nibble data
007 _H	DPH	R/W	xxxx	Data pointer high nibble data


Address	Symbol	R/W	Default	Description
008 _H	PS	R/W	-100	CPU power saving control register
009 _H	PSP	R/W	0---	Peripheral power saving control register
00A _H	INTC	R/W	0000	Interrupt enable control register
00B _H	INTF	R/W	0000	Interrupt request flag register
00C _H	INTC1	R/W	0000	Extended interrupt enable control register
00D _H	INTF1	R/W	0000	Extended interrupt request flag register
00E _H	PWMC	R/W	-000	PWM control register
00F _H	PWM0L	R/W	xxxx	PWM0 duty low nibble data register
010 _H	PWM0M	R/W	xxxx	PWM0 duty middle nibble data register
011 _H	PWM0H	R/W	xxxx	PWM0 duty high nibble data register
012 _H	PAC	R/W	-111	IO port A control register
013 _H	PA	R/W	-111	IO port A output data register
014 _H	PBC	R/W	1111	IO port B control register
015 _H	PB	R/W	1111	IO port B output data register
016 _H	PCC	R/W	1111	IO port C control register
017 _H	PC	R/W	1111	IO port C output data register
018 _H	PDC	R/W	1111	IO port D control register
019 _H	PD	R/W	1111	IO port D output data register
01A _H	PEC	R/W	1111	IO port E control register
01B _H	PE	R/W	1111	IO port E output data register
01C _H	PFC	R/W	1111	IO port F control register
01D _H	PF	R/W	1111	IO port F output data register
01E _H	TPINTC	R/W	00--	Touch pad interrupt enable control register
01F _H	TPINTF	R/W	00--	Touch pad interrupt request flag register

201 _H	TCP1L	R/W	xxxx	TCP1 Timer/counter data low register
202 _H	TCP1H	R/W	xxxx	TCP1 Timer/counter data high register
203 _H	TCP2C	R/W	0000	TCP2 Timer/counter control register
204 _H	TCP2L	R/W	xxxx	TCP2 Timer/counter data low register
205 _H	TCP2M	R/W	xxxx	TCP2 Timer/counter data middle register
206 _H	TCP2H	R/W	xxxx	TCP2 Timer/counter data high register
207 _H	PAI	R	----	Port A pad data reading address
208 _H	PBI	R	----	Port B pad data reading address
209 _H	PCI	R	----	Port C pad data reading address
20A _H	PDI	R	----	Port D pad data reading address
20B _H	PEI	R	----	Port E pad data reading address
20C _H	PFI	R	----	Port F pad data reading address
20D _H	TCPFS	R/W	-000	TCP clock source FS pre-scale register
20E _H	TBC	R/W	1111	Time base control register
20F _H	-	-	----	-
210 _H	TPCHS0	R/W	0000	Touch pad channel selector register 0
211 _H	TPCHS1	R/W	0000	Touch pad channel selector register 1
212 _H	TPCHS2	R/W	0000	Touch pad channel selector register 2
213 _H	TPCHS3	R/W	0000	Touch pad channel selector register 3
214 _H	TPCTL	R/W	-000	Touch pad control register
215 _H	TPCT0	R/W	1111	Touch pad Duty counter 1st nibble
216 _H	TPCT1	R/W	1111	Touch pad Duty counter 2nd nibble
217 _H	TPCT2	R/W	1111	Touch pad Duty counter 3rd nibble
218 _H	CSAL	R/W	0000	Touch pad C load low nibble
219 _H	CSAH	R/W	--00	Touch pad C load high nibble
21A _H	MCKS	R/W	-111	Modulation clock selector register
21B _H	SPCON0	R/W	0000	Special control register 0
21C _H	SPCON1	R/W	0000	Special control register 1
21D _H	SPCON2	R/W	--00	Special control register 2
21E _H	LDOFLAG	R/W	---0	LDO fail flag
21F _H	ODATA	R/W	0000	Touch pad output register for special function
220 _H	OSCHADJ	R/W	0001	OSCH frequency adjustment register

221 _H	IICCON0	R/W	---1	IIC control register 0
222 _H	IICCON1	R/W	0000	IIC control register 1
223 _H	IICSTS	R/W	0001	IIC status register
224 _H	IICDATL	R/W	xxxx	IIC data low nibble register
225 _H	IICDATH	R/W	xxxx	IIC data high nibble register
226 _H	IICRDATL0	R/W	0000	IIC fast read data low nibble register 0
227 _H	IICRDATH0	R/W	0000	IIC fast read data high nibble register 0
228 _H	IICRDATL1	R/W	0000	IIC fast read data low nibble register 1
229 _H	IICRDATH1	R/W	0000	IIC fast read data high nibble register 1
22A _H	PWM1L	R/W	xxxx	PWM1 duty low nibble data register
22B _H	PWM1M	R/W	xxxx	PWM1 duty middle nibble data register
22C _H	PWM1H	R/W	xxxx	PWM1 duty high nibble data register
22D _H	PWM2L	R/W	xxxx	PWM2 duty low nibble data register
22E _H	PWM2M	R/W	xxxx	PWM2 duty middle nibble data register
22F _H	PWM2H	R/W	xxxx	PWM2 duty high nibble data register
230 _H	ADJSTAT	R	--11	Frequency Adjustment Status flag register
231 _H	TBLDRL	R	0000	Time base preload register low nibble
232 _H	TBLDRH	R	1000	Time base preload register high nibble
300 _H	RESETF	R/W	0000	Reset flag
301 _H	TBRB	W	----	Time base clear address
302 _H	MRO	W	----	Mask option register enable address
303 _H	CLRWDT	W	----	Clear WDT 2nd instruction
304 _H	LVREN	R/W	---0	LVR enable control register


Note: a. Default means initial value after power on or reset.
 b. R is “read” only, W is “write” only, R/W is both of “read” and “write”.

§ Application Circuit :




§ Package and Pad Information:


- SSOP 28



- TSSOP 20



- SOP 16



§ Ordering Information :

	Package type
TTP259-ASFN	SSOP28-A
TTP259-DTDN	TSSOP20-B
TTP259 -EOBN	SOP16-B

§ REVISION HISTORY :

2015/05/08 : (Ver. 1.0) New build

2015/05/25 : (Ver. 1.1) Modify package type TSSOP20-B and SOP16-B

2018/09/20 : (Ver. 1.2) Modify TSSOP20 outline diagram

2018/10/02 : (Ver. 1.3) Modify Page6 Top=-40~+85